One paper accepted to IEEE Access (Journal, SCIE)
![](/post/accepted-access24/featured_hub48fe7787553856c070ae09fc137866c_8692_1200x2500_fit_q75_h2_lanczos_3.webp)
One paper was accepted to IEEE Access. Our paper presents a scale-out DNN inference accelerator architecture, called SAVector, which equips vectored systolic arrays and two-level on-chip buffer architecture. SAVector can reduce energy-delay-product (EDP) by 52% while exhibiting similar performance compared to a scale-up accelerator architecture.