DRAM

An Efficient Row Buffer Policy Based on Per-Row Activation Counts
An important role of the memory controller is deciding whether to keep a DRAM row open or close it after each access. Conventional …
PDF Cite Project Poster
An Efficient Row Buffer Policy Based on Per-Row Activation Counts
Performance Analysis of a Per-Row Activation Counting Mechanism in DRAM
In this study we evaluate the performance overhead of per-row activation counting (PRAC) mechanism employed in DDR5 DRAM. PRAC is …
PDF Cite Project Slides Slide Show
Performance Analysis of a Per-Row Activation Counting Mechanism in DRAM
Stealth ECC: A Data-Width Aware Adaptive ECC Scheme for DRAM Error Resilience
As DRAM process technology scales down and DRAM density continues to grow, DRAM errors have become a primary concern in modern data …
PDF Project Slides Video DOI Slide Show
Stealth ECC: A Data-Width Aware Adaptive ECC Scheme for DRAM Error Resilience
Increasing Read Pending Queue Capacity to Increase Memory Bandwidth
Publication of US20180188976A1
PDF Cite Project Slides Slide Show
Increasing Read Pending Queue Capacity to Increase Memory Bandwidth