Reliability

Performance Analysis of a Per-Row Activation Counting Mechanism in DRAM
In this study we evaluate the performance overhead of per-row activation counting (PRAC) mechanism employed in DDR5 DRAM. PRAC is …
PDF Cite Project Slides Slide Show
Performance Analysis of a Per-Row Activation Counting Mechanism in DRAM
Stealth ECC: A Data-Width Aware Adaptive ECC Scheme for DRAM Error Resilience
As DRAM process technology scales down and DRAM density continues to grow, DRAM errors have become a primary concern in modern data …
PDF Project Slides Video DOI Slide Show
Stealth ECC: A Data-Width Aware Adaptive ECC Scheme for DRAM Error Resilience